EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Jobs | Resources |  ItZnewz  | |  CaféTalk  | HP Store
  Check Mail | Free Email | Submit Material | Universities | Books & Courses | Designers Corner | Events | Demos | Membership | Fun Stuff | Weather | Advertise | e-Catalog Signup >> Site Tour <<
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign Services
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Co-Design Automation Donates SUPERLOG Component to Accellera

LOS ALTOS, Calif.--(BUSINESS WIRE)--June 11, 2001--At DAC BOOTH #844--Electronic Design Automation (EDA) software supplier Co-Design Automation Inc., today said that it has contributed the SUPERLOG® extended synthesizable subset (ESS) to Accellera, an electronics industry standards organization.

The donation, the first phase in Co-Design Automation's SUPERLOG standardization plans, will be used to drive an abstract synthesizable language level for various tools beyond today's Verilog hardware description language (HDL) register transfer level (RTL) subset.

``SUPERLOG is gaining recognition throughout the Verilog user base as the natural, evolutionary step for their design methodologies,'' says Simon Davidmann, Co-Design's chief executive officer (CEO). ``With our partners and ourselves successfully delivering SUPERLOG solutions, this donation will allow various companies to leverage the power of the language across a broad range of tools.''

The SUPERLOG ESS is in use at various companies worldwide. It contains all of the current Verilog language IEEE 1364-1995 standard, the recently approved Verilog 2001 IEEE 1364-2001 specification, many C style constructs including types and structures, and various system features such as improved interfacing and advanced state-machines.

The ESS allows designers to code in a more concise fashion, targeting common issues --port / hierarchy explosion and programmability, for example. Supported by Get2Chip's Architectural Synthesis product VOLARE(TM), it can be leveraged with other EDA tools via Co-Design Automation's SYSTEMEX(TM) SUPERLOG Expander technology.

``The donation of the SUPERLOG subset to Accellera is a milestone in the progress of the Verilog standard,'' Vassilios Gerousis, Accellera's technical committee chairman. ``It is clear that SUPERLOG has considerable momentum in the industry and we are pleased to have access to the language as we continue to drive practical industry solutions.''

``SUPERLOG is the natural evolution for chip designers to leverage the power of abstract design modeling and add productivity to their current design techniques,'' adds David Knapp, Get2Chip's chief technical officer. ``We are excited because SUPERLOG gives users capabilities for synthesis that they didn't have before.''

For more details, contact Dave Kelf, Co-Design's vice president of marketing. He can be reached via email at davek@co-design.com or at (877) 6 CODESIGN, Ext. 404.

Co-Design will demonstrate its system-level simulator SYSTEMSIM(TM), based on SUPERLOG, at the 38th DAC Monday, June 18, through Wednesday, June 22, at the Las Vegas Convention Center in Booth Number 844.

Its DAC Exhibitor Presentation will be at 2 p.m. in Room N115-N117 Monday, June 18.

About Co-Design Automation

Co-Design Automation is an EDA company focused on the efficient creation, implementation, and verification of system on chip (SOC) designs. It is privately held and funded by investors from within the EDA developer and user communities. The staff includes notable simulation experts Phil Moorby, creator of the Verilog HDL and the first fellow at Cadence Design Systems, Inc. (NASDAQ: CDN), and Peter Flake, creator of the HILO HDL. In 1999, Co-Design announced the SUPERLOG(TM) system design language, now utilized by 15 partner companies. Its products -- SYSTEMSIM and SYSTEMEX -- are achieving success throughout the electronics industry worldwide in system platform and advanced verification applications. Corporate headquarters is in Los Altos, Calif. Telephone: (877) 6 CODESIGN. Facsimile: (408) 273-6025. Email: info@co-design.com. On-line information is found at its Web Sites: http://www.co-design.com and http://www.superlog.org.

SUPERLOG is a registered trademark and SYSTEMSIM, SYSTEMEX, CBlend are trademarks of Co-Design Automation, Inc. Verilog is a trademark of Cadence Design Systems, Inc. Co-Design Automation acknowledge trademarks or registered trademarks of other organizations for their respective products and services.


Contact:
     Nanette Collins
     PR for Co-Design
     (617) 437-1822
     nanette@nvc.com
         or
     Co-Design Automation
     David Kelf
     (617) 571-9883
     davek@co-design.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com